Chaos and chaotic systems, one of the most important work areas in recent years, are used in areas such as cryptology and secure communication, industrial control, artificial neural networks, random number generators and image processing. The most basic structure used in these studies is a chaotic oscillator design that produces a chaotic signal. Chaotic oscillators are expressed by using differential equations. Numerical algorithms such as Euler, Heun, fourth order Runge-Kutta-4 (RK4), fifth order RK5-Butcher and Dormand-Prince are used for solving these differential equations. When the current literature is searched, chaotic oscillator designs are found by Euler, Heun, RK4 and RK5-Butcher method. However, FPGA-based chaotic oscillator design studies have not been found using the Dormand-Prince method, which produces more accurate solutions than other methods. In this work, self-excited attractor chaotic system was first designed in 16I-16Q, 14I-14Q, 12I-12Q, 10I_10Q, 8I-8Q IQ-Math number standards on FPGA using Dormand-Prince numerical algorithm and encoded in VHDL language. Xilinx ISE Design Tools were used to design the chaotic system. The design was synthesized and tested for the Xilinx Virtex-6 FPGA chip. Using the Xilinx ISE design tool, the chip statistics and maximum operating frequency obtained after the "Route-Place" operation are presented. In future work, safe communication and real random number generator applications can be realized by using the Dormand-Prince based oscillator design presented in this study.
INTRODUCTION
This Chaos and chaotic systems are one of the working areas on which many national and international studies have been conducted in the recent years. Chaotic systems, for the first time, were discovered by the mathematician and meteorologist Edward Norton Lorenz in 1963. Lorenz has revealed in his study that variable and non-periodic structures producing noiselike signs. Chaotic systems are composed of simple differential equations even if they seem like complex structures [2] . A lot of research have been done in many research areas thanks to these properties of chaotic systems. These research areas include such fields as control [3, 4] , image processing [5, 6] , cryptology and secure communication [7, 8] , artificial neural networks [9, 10] , biomedical [11] , industrial control [12, 13] , and random number generators [14, 15] . In the literature, chaotic signal generators can be designed in different platforms. As an example of these platforms, digital signal processors (DSP) for the chaotic signal processor and chaotic communication systems was designed as a software-based and hardware-based by Dmitriev et al. [16] . Akgül et al., in their study, have carried out electronic circuit implementation of nonequilibrium point chaotic system, and produced phase portraits and oscilloscope outputs. This chaotic system has been made with LabVIEW based Field Programmable Gate Array (FPGA) chip and 32-bit floating-point number standard as FPGA based chaotic oscillator design. Then the results of FPGA-based design and LabVIEW-based design have been compared [17] . In the study of Pehlivan et al., chaotic oscillator design has been implemented for synchronization and masking communication circuits by using Matlab-Simulink and Orcad-PSpice programs with Rucklidge chaotic generator [18] . Rajagopalan et al., in their study, have stated that real random number generators can be used in secure communication thanks to their importance for cryptographic communication. It is also indicated in this study that in compliance with CMOS (Complementary Metal Oxide Semiconductor) Boolean chaotic generator, real random number generator design has been modeled using the Cadence virtuoso tool based on the 45 nm CMOS technology with ASIC (Application Integrated Circuit) approach [19] . In the study of Ge et al., they have proved Lyapunov asymptotic stability and worked on a Quantum-CNN (Cellular Neural Network) oscillator design of a special type of generalized synchronization of different order systems synchronized with three different layouts [20] . Chiuab et al., in their study, have implemented microprocessor based design of Lorenz chaotic system [21] . Tuna et al, in their study, have designed three dimensional chaotic core as FPGA chip as discrete-time by using Heun algorithm with 32-bit IQ-Math fixed-point number standard [22] . Koyuncu et al., in their study, have designed analog circuit model in PSpice program and digital integrated circuit model on FPGA chip using VHDL (Very High Speed Integrated Circuit Hardware Description Language) language and fourth order Runge-Kutta method and Sundarapandian-Pehlivan chaotic system. The results of the study have been compared [23] . By using Euler numerical algorithm, Azzaz et al., in their study, have implemented tree dimensional chaotic system with 32-bit (16Q-16I) fixed-point number format on Xilinx Virtex-II FPGA chip with VHDL language. The operation frequency of the design is specified as 38.86 MHz [24] . A chaotic signal generator generating chaotic signal is the most basic structure which is requisite for all these studies. Chaotic oscillators are expressed by using differential equations and these equations can be modeled with different numerical algorithms. Euler [25] , Heun [26] , the fourth order Runge Kutta (RK4) [27] , and fifth order Runge Kutta Butcher (RK5-Butcher) [28] can be given as an example.
In this study, unlike from the before mentioned methods, the self-excited attractor (SEA) chaotic system is modeled using Dormand-Prince (DP) method for the first time. There was not such study when current literature was searched. In the second part of this study, some information about DP numerical algorithm and SEA chaotic system are given. In the third part, FPGA chips are briefly mentioned. In the fourth chapter, DP-based chaotic system's model and chip statistics are presented on FPGA chip. In the last section, the results obtained from the study have been evaluated.
DORMAND-PRINCE NUMERICAL ALGORITHM AND SEA CHAOTIC SYSTEM
In the literature, chaotic systems can be modeled using numerical algorithms like Euler, Heun, fourth order Runge-Kutta and fifth order Runge-Kutta-Butcher. The chaotic system presented in this study has been modeled using DP method for the first time. DP algorithm is given in equation (1) . DP algorithm consists of seven steps of k1, k2, k3, k4, k5, k6 and k7. In order to calculate the value of the algorithm, seven steps must be already calculated. Here, k1 is the result obtained from initial conditions and h step number, k2 value is the result obtained from h step number and k1 value, k3 value is the result obtained from h step number, k1, and k2 values, k4 value is the result obtained from h step number, k1, k2, and k3 values, k5 value is the result obtained from h step number, k1, k2, k3, and k4 values, k6 value is the result obtained from h step number, k1, k2, k3, k4, and k5 values, k7 value is the result obtained from h step number, k1, k2, k3, k4 ,k5, and k6 values. yi value and h step number are used to calculate the next yi+1 value for numerical solution.
In this equation, step interval of DP algorithm is taken 
The mathematical expression of the chaotic system, expressed in the form of differential equations, is given in equation (2) . Here, x, y, and z refer to the state variables of chaotic system, a, b, c, d, e, f and g refer to system parameters, and x0, y0, and z0 refer to initial conditions. The values of parameters and initial conditions of submitted chaotic system are represented in equation (3). 
Xu et al. has presented a new chaotic system with a self-excited attractor (SEA) to literature. In the study, they have introduced that is used for an engineering application of the signal encryption. In addition, a random number generator application has been performed using real circuit of SEA chaotic system. Parameter estimation procedure is based on the attractor distribution modeling in the state space. The results of presented study show the success of the parameter estimation method [30] . The selected chaotic system was first modeled as Matlab-based. In consequence of Matlab analysis, time series are presented in Figure 1 and phase portraits are presented in Figure 2 . The analysis of time series of the chaotic system's y variable belonging to Heun, RK-4, RK5B, and DP is presented in Fig. 3 . DP method produces more accurate results compared to other algorithms [31, 32] . Furthermore, since the previous value is used to calculate the next step of the system, it is seen that the difference between DP and other algorithms is increasing. Figure 3 . Time series of Heun, RK-4, RK5-Butcher and DP algorithms for the SEA chaotic system.
FPGA CHIPS
FPGA chips are digital integrated circuits that can be programmed in the field repeatedly, producing the hardware structure according to the logical function required by the designer. Interconnections, logical blocks, and input/output blocks can be programmed in the field in compliance with the logical circuit that the designer makes. According to the logical circuit the designer makes, interconnections, logical blocks and input / output blocks can be programmed in the field. FPGA chips have gained popularity due to their realtime, high-frequency, and parallel processing capability and even the ability to take processor into them. Recently, there are FPGA chips starting from a few MHz and operating frequency up to a few GHz. Another advantage of FPGA chips is that it allows the faster design of the desired design by using IP core (Intellectual Properties-core) structures. FPGA chips have three main structures, namely input-output blocks (I-O blocks), configurable logical blocks (CLB), and interconnection network [33, 34] .
Input-Output Blocks; I/O blocks are programmable pins of FPGA. These pins can be programmed as input, output or both input and output according to the designer's request. I / O pins also allow external data to reach inside the chip. There are also many input output pins on the FPGA chip, such as power pins, clock pins, configuration pins and user pins [35] .
Configurable Logic Blocks (CLB)); They consist of LUT (Look-up table) that is also called logic cell where logical functions are created, Flip-Flop where one bit of information is held, and Mux that manages information flow. LUTs are small memories that perform a logic process [36] .
Interconnections; these connections have a flexible programmable structure. Their main task is to establish connections between logical blocks or to establish connections between logical blocks and input/output pins [37] .
DORMAND-PRINCE-BASED CHAOTIC OSCILLATOR DESIGN ON FPGA
The chaotic system presented in this study was modeled to work on FPGA with IQ-Math fixed point number standard using DP numerical algorithm. The design was coded using VHDL language which is a hardware description language. The top level block diagram of this designed chaotic oscillator obtained by using Xilinx ISE 14.7 is shown in Fig. 4 . In this study, the design purpose of multiplexer unit is to take user-assigned initial conditions X(0), Y(0), Z(0) values at the first run and to take these values from filter output at the next stages. 1-bit KS_SH signal becomes '1' when the system produces the first result and the system sends this signal to the mux unit, allowing the results produced by the chaotic system to be used instead of the initial values that were originally assigned. The purpose of the filter is to design the chaotic oscillator to filter out unwanted signals. The purpose of DP-based SEA chaotic oscillator structure is to calculate the differential equations of chaotic system using DP numerical algorithm. Figure 6 shows the third level block diagram of DP-based SEA chaotic oscillator. The basic units used in the chaotic system, such as the multiplier, collector, divider and extraction, were created using the IP-Core Generator, which is compliant with the fixed-point number standards. This implemented chaotic oscillator was tested by creating test bench unit in VHDL language. Figure 7 -11. shows the simulation results obtained by using Xilinx ISE Design Tools program of DP-based SEA chaotic system. Figure 6 . The third level block diagram of DP-based SEA chaotic oscillator Table 1 shows the use of chip hardware resources in different number standards. According to this table, the chaotic system in the 16I-16Q IQ-Math number standard used more chip hardware resources than the chaotic system in the 8I-8Q IQ-Math number standard. In addition, the chaotic system with the 8I-8Q number standard has the highest operating frequency. The lowest operating frequency was found to have the chaotic system of the 16I-16Q number standard. The design of the 16I-16Q, 14I-14Q, 12I-12Q, 10I-10Q, 8I-8Q IQ-Math number standards of the SEA chaotic systems produced by FPGA-based 3x100 data set has been recorded in the excel file. According to the recorded data, the system outputs of the chaos systems KSX1, KSX2 and KSX3 and the results of the Matlab-based chaotic system were analyzed for individual MSE and RMSE errors. As a result of these analyzes, the minimum error values for the SEA chaotic system are in the chaotic system of the 16I-16Q IQ-Math number standard and the highest error is in the chaotic system of the IQ-Math number standard 8I-8Q. Mean squared error (MSE) and root mean squared error (RMSE) error analyzes were made by comparing Matlab-based results with FPGA-based results and given in table 2.
İsmail Koyuncu, Halil İbrahim Şeker Implementation Of Dormand-Prince Based Chaotic Oscillator Designs İn Different Iq-Math Number Standar... Table 1 . FPGA chip usage statistics of DP-based SEA chaotic system based solutions have been proposed for numerical solutions of chaotic systems in the literature. In this study, unlike the numerical methods presented in the literature, SEA chaotic system has been designed on FPGA with IQ-Math fixed-point number standard using DP numerical algorithm. The operating frequencies of chaotic oscillator designs were obtained between 344.585 MHz and 365.559 MHz. The design has been coded in VHDL language by using Xilinx ISE Design Tools. It has been synthesized and tested for Xilinx Virtex-6 FPGA chip. In future work, safe communication and real random number generator applications can be realized by using the DP-based oscillator design presented in this study. 
